Abstract-Interconnect optimization has become t h e major concern in floorplanning. Many approaches would use simulated annealing (SA) with a cost function composed of a weighted sum of area, wirelength and interconnect cost. These approaches can reduce t h e interconnect cost efficiently but t h e area penalty of t h e interconnect optimized floorplan is usually quite large. In this paper, we propose a new approach called deadspace utilization (DSU) t o reclaim t h e unused area of a n interconnect optimized floorplan by linear programming. Since modules are not necessarily rectangular in shape in floorplanning, some deadspace can be redistributed t o t h e modules t o increase t h e area occupied by t h e modules. If t h e area of each module can be expanded by t h e same ratio, t h e whole floorplan can be compacted by t h a t ratio t o give a smaller floorplan. In addition, we can limit t h e compaction ratio t o prevent over-congestion. Experiments show t h a t we can apply this deadspace utilization technique t o reduce t h e area and wirelength of a n interconnect optimized floorplan further while t h e constraint on routability and congestion can be maintained at t h e same time.
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I. INTRODUCTION

A . Motivations
Interconnect optimization has become the major concern in floorplanning. Due to the recent advances in VLSI technology, the number of transistors in a design are increasing rapidly, and interconnect has become a dominant factor in the overall performance of a circuit. Many floorplanning [8] , [4] , [6] would use simulated annealing (SA) with a cost function composed of a weighted sum of area, wirelength and interconnect cost. While the cost function is being minimized in the annealing process, the area, wirelength and routability cost are optimized accordingly. Although this can reduce the interconnect cost efficiently, the area penalty on the floorplan solution is usually quite large.
Traditional floorplanning algorithms assumed that the modules are rectangular. Some floorplanners were further limited to mosaic or slicing floorplans for simplification. Actually, some simple rectilinear shapes such as L-shape or T-shape are acceptable because the modules are usually composed of a large number of small standard cells. In this way, the modules can be packed more closely together.
It will be very interesting if we can reduce the area of an interconnect optimized floorplan by making use of the flexibility of the module shapes while maintaining the interconnect cost unchanged.
B. Related Works
Most existing floorplanning approaches only deal with rectangular modules. New approaches that can handle flexible and arbitrarily shaped modules are essential to achieve high-performance design. However, floorplanning with flexible and arbitrarily shaped rectilinear modules is a complicated problem. Both Kang et. at. and Xu et. at. [3] , [ll] proposed that some integrated circuit components did not need to be rectangular. Young et. at. [12] showed that the area minimization problem with flexible modules could be solved optimally by geometric programming using Lagrangian Relaxation. However, the flexible modules were still rectangular in shape and the time penalty was large. Metha et. at.
[7] presented three minimum-area floorplanning algorithms that assumed flexible and arbitrary rectilinear shapes. Those algorithms could minimize the area of the floorplan efficiently but modules of long-snake shape could be resulted.
C. Our Contributions
In this paper, we assume an input floorplan that is first interconnect optimized. The deadspace in this input floorplan will be quite large. We will then apply a deadspace utilization technique to reduce the area and total wirelength of the floorplan. In floorplanning, the modules are not necessarily rectangular. Thus, some deadspace can be redistributed to the modules in order to reduce the total chip area. In addition, we would like to maintain the relative positions of the modules so that the wirelength can be reduced and the routability can be maintained.
We devised a linear program based method to perform deadspace utilization (DSU). By deadspace utilization, the area and wirelength of the interconnect optimized floorplan can be further reduced subject to the constraint of maintaining the routability and congestion of the original floorplan.
In this paper, we will first give an overview of our design in section 11. The implementation details of deadspace utilization will be described in section 111. The experimental results will be shown in IV. Given a floorplan, we will first find out all the deadspace blocks. Each deadspace block is surrounded by a number of modules. We will then assign room from the deadspace block to those modules in the surrounding to expand the occupying areas of the modules. If we can expand the occupying areas of all the modules by at least 6%, the whole floorplan can be compacted by 1 -&.
At the same time, the value of 6 should be bounded by a congestion term because the net density of each tile will be increased as the area is reduced. Thus, b should be bounded in order to maintain the routability of the floorplan. In the example of figure 1, modules 1, 2, 3 and 4 can be expanded by &% = 12.5%, &% = 12.5%, &% = 12.5% and 5% = 12.5% respectively. It means that the whole floorplan can be compacted by 1 -= 11% altogether. 
B. Area Minimization by Linear Programming
In our design, we will try to find the maximum area reduction ratio 6% by linear programming. We can at most, use up the whole deadspace blocks, so we have the following set of equations:
We should ensure that all the modules can be expanded by 6%, so we have the second set of equations. In addition, the value of 6 should be bounded by the congestion constraint G (the floorplan is assumed to be interconnect optimized so we can obtain G according t,o the congestion estimations of the floorplan) such that when the whole floorplan is contracted by 1 -A, the congestion 1 block d3 to module m, where m, E S, I at each tile is still below the maximum 'net camacitv. Thus, 
A . Preprocessing of the Deadspace Blocks
When we apply deadspace utilization, we need to find out all the deadspace blocks first. The deadspace blocks in the original floorplan may be of arbitrary rectilinear shapes. We will decompose the deadspace blocks int,o several smaller deadspace blocks that, satisfy the following properties:
Each side is surrounded by at niost one module.
To solve the above linear programming problem, we will use the Simplex optimizer. The time complexity will depend on the number of equations. From table 11, we can see that the average number of equations is linear to the number of modules in the floorplan. Thus, the above linear programming problem can be solved efficiently.
After we calculate the value of 6, we can change the dimensions of the modules proportionally to compact the floorplan, and the tot,al wirelength will also be reduced accordingly. 
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C. Room Assignment of Deadspace Block
In order to assign room from a deadspace block to the modules in the surrounding, we will first divide the deadspace block into four sub-blocks (because at most four neighboring modules) and assign each sub-block to one neighboring module. At the beginning, the sub-blocks may be triangular or trapezoidal in shape. We require one more step to transform these sub-blocks into rectilinear shapes. Each deadspace block is surrounded by at most four modules and each side of the deadspace block can be surrounded by at most one module. First of all, we will compute the coordinates (21, y~) and (z2, y~) in order to obtain the sizes and locations of the four sub-blocks. We use mL, mR, VLT and mB to denote the modules on the left, right, top and bottom of the deadspace block respectively. The coordinates (zl, y~) and (22, y~) with respect to the lower-left corner of dj can be calculated according to table 111.
After we have computed the co-ordinates ( z l , y l ) and (z;?, y2), we can divide the deadspace block into four subblocks. They are denoted by sbR, sbL, sbT and sbg. An example is shown in figure 3 . We can see that each subblock will abut with one module only and will later be assigned to that module. If EL,^ ER,^ is larger than half of the area of d3, the sub-blocks will be divided as shown in figure 3a . If ET,^ + E B ,~ is larger than half of the area of d3, the sub-blocks will be divided as shown in figure 3b .
In the second step, we will transform the sub-blocks into rectilinear shapes. After the first step, four slanted lines will be formed. We can simply change the slanted lines to Z-shaped lines to transform the sub-blocks into rectilinear shape. An example is shown in figure 4 . We can see that we can obtain the rectilinear shaped sub-blocks by changing 
IV. EXPERIMENTAL RESULTS
In the experiments, we will show the improvement in area and wirelength by using the deadspace utilization technique. We have implemented the linear programming method to perform deadspace utilization. All programs were written in C language and run on a machine with an Intel Xerox 2GHz processor and l G M b memory.
We first use a floorplanner to obtain four different floorplans for each test case. The test cases used are MCNC benchmark circuits hp, apte, ami33, ami49 and playout. The detailed information of the testing circuits are shown in table IV. We applied the deadspace utilization technique to each floorplan. The value of the congestion constraint G is 20. It is calculated according to the net densities of the original floorplan. Finally, we will use a simple maze router to perform global routing and evaluate the routability of the floorplans. The multi-pin nets are decomposed into 2-pin nets by MST using center-to-center connections.
In table V, the improvements in area, wirelength and routability brought by the deadspace utilization technique are shown. From the experimental results, we can see that the area and wirelength can both be reduced by the deadspace utilization step. As the area is reduced, the distances between the modules are shorter and the wirelength can thus be reduced accordingly. The results also show that the improvements in area and wirelength are very sig- figure 5 . Although the shapes of some modules are changed, their shapes will not be very irregular and no snake-liked shapes will be resulted. In general, most of them are L-shaped and T-shaped only. It is because most modules will get new space from one deadspace block only according to the solution of the linear program. In addition, the routability of the floorplans can be maintained. It is because the reduction ratio is bounded by the congestion constraint G in the linear program.
V. CONCLUSION
To conclude, most existing interconnect-driven floorplanning approaches may lead to large penalty in chip area. However, the modules in floorplanning are not strictly rectangular in shape. We propose a new approach called deadspace Utilization to reduce the area of an interconnect optimized floorplan by making use of the flexibility of the module shapes. Experiments show that we can apply the deadspace utilization technique to reduce the area and wirelength of the original floorplan further subject to the constraint of maintaining t,he routability and congestion of the floorplan.
